We investigate the dependence of chemical vapor deposition (CVD) growth yield of carbon nanotube (CN) transistors on both the device size and CN formation process. Statistical data shows that high fabrication yields of 90% can be achieved for a chip of CN transistors. Although no special efforts at orientation were made, the CNs connecting the source and drain were generally found to be aligned perpendicularly to the source and drain. The unique properties of carbon nanotubes (CNs) have been reported since their discovery in 1991. 1) One attractive property is variations in CNs from metallic to semiconducting, [2] [3] [4] which opens up a number of promising opportunities for device design. In 1998, a room-temperature transistor, based on a single CN, was reported by Tans et al. 5) In recent years, CN transistors have attracted extensive study, achieving mobility and conductance superior to those of conventional Si-based transistors.
The unique properties of carbon nanotubes (CNs) have been reported since their discovery in 1991. 1) One attractive property is variations in CNs from metallic to semiconducting, [2] [3] [4] which opens up a number of promising opportunities for device design. In 1998, a room-temperature transistor, based on a single CN, was reported by Tans et al. 5) In recent years, CN transistors have attracted extensive study, achieving mobility and conductance superior to those of conventional Si-based transistors. [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] However, the high-yield fabrication of CN transistors on a chip is extremely difficult, since the directionality, electrical properties, and length of CNs cannot be easily controlled. For real-world applications, the production yield of a CN transistor must be improved substantially. In this work, we systematically examined CN transistor growth yield by catalyzed chemical vapor deposition (CVD) as a function of transistor size. We then drew conclusions from the obtained statistical data.
A 300-nm-thick thermal SiO 2 film was formed on a Si substrate with a resistivity of 0.003 cm. On this film, we sputtered a 50-nm-thick Mo film and patterned it to form many sources and drains with different sizes and spaces. A Fe(NO 3 ) 3 : 9H 2 O (0.05 mmol)/alumina (15 mg, average particle size = 14 nm)/methanol suspension was spun onto the wafer with the patterned poly(methyl methacrylate) (PMMA). The wafer was then immersed in dichloroethane to lift off the PMMA, and uniform catalyst arrays with widths and lengths of 1-100 and 2 mm, respectively, were then formed outside of the source and drain. Both the patterned and nonpatterned substrates were first heated in a tube furnace to 800 or 900 C in an argon atmosphere. The argon flow was replaced by a mixture of CH 4 , H 2 , and C 2 H 4 at flow rates of 1000, 500, and 10 sccm, respectively, to grow CNs. Electrical characteristics were measured from all CN devices to obtain statistical data. Figure 1(a) shows the schematic of a single CN transistor with a catalyst formed on the outside of the source/drain. In our experiments, we used source-drain distances L of 1, 1.5, 2, 5, 10, and 20 mm, and source-drain widths W of 1, 2, 5, 10, 20, 50, and 100 mm. These CN transistors provided hundreds of electrical-characteristic measurements, indicating three typical types of output and transfer characteristics.
First, the drain current remains 0 despite a sufficiently high V DS , indicating the absence of a CN connecting the source and drain. Secondly, the drain current is almost independent of V g , as shown in Fig. 1(b) , indicating that the CN device does not work as a field-effect transistor. Thirdly, the drain current is affected by V g , indicating CN transistor formation. This study involves CN transistors of varying sizes, each of which may have different numbers of CNs connecting the source and drain. Each of these CNs may be single-walled or multiple-walled, and may have different electrical characteristics; thus the effect of the gate voltage on the drain current varies widely across devices. Figures 1(c) and 1(d) show the typical I drain{source -V drain{source (I DS -V DS ) curves, in which a dominant metallic current component, in addition to a semiconducting current component, is observed, and Figs. 1(e)-1(g) show typical I DS -V DS curves, in which the semiconducting current component is dominant. The drain current ranges from 100 nA to 100 mA, typically near $mA at V D ¼ AE5 V. The subthreshold swing slope is estimated to be 1-40 V/decade. Figure 2 shows how the CN formation process and transistor size affect the yield of CN transistors. When low-density catalysts are randomly formed on the entire chips (a) and (b), and CNs are then grown at 900 C, 96% or so of the measured 84 devices develop no connections, and only one device, with a length/width, L=W of 1.5/20 mm, works as a field-effect transistor; its I DS -V DS is shown in Fig. 1(e) . When high-density catalysts are formed on only the outside of the sources and drains of the chips (c)-(f), the yield of the CN transistors is markedly improved, improving even further with 800 C CN growth as shown in the chips (e) and (f), which is consistent with the reported result of small-diameter nanotubes with a high semiconducting-tube percentage deposited at a low temperature.
17) The production yield is sensitive to the length and width of the source and drain gap; it increases to more than 90%, about 45% of which exhibits I DS -V DS curves as shown in Figs. 1(e)-1(g) , when the L=W is 2 -10/50 -100 mm in the 800 C case, but it decreases significantly when the source and drain width is below 10 mm. The CNs connecting the source and drain 1 mm apart tend to be metallic, while all CNs connecting the source and drain with a space of 20 mm are semiconducting. No working devices were found with L ¼ 20 mm in the 900 C case. In addition to the devices used in Fig. 2 , we also randomly measured the other 50 devices with the L=W ¼ 20=100 mm, and 1.5 -5/50 -100 mm. The results were similar. Figure 3 shows CNs on Mo sources and drains, where catalysts are formed on both sides, as seen through a scanning electron microscope (SEM). The CN bundles composed of CN twins and two CNs parallel to each other can be seen in Figs. 3(b) and 3(d), respectively . Surprisingly, all seven observed positions showed CNs aligned perpendicular to the catalyst pattern, even though no electric field was applied during CN deposition. We have been unable to determine the cause of this alignment but we infer that this may be due to the gas flow. The density of the CNs is not high and the average space between two CNs connecting the sources and drains is tens of micrometers.
Ohno et al. 16) reported for the first time that 76% of the fabricated devices show field effect transistor (FET) operation, and among these devices with FET operation, 40% show good pinch-off characteristics. Our work also indicates the possibility of fabricating a batch of CN transistors on a chip with a high yield. However, output and transfer characteristics vary across different CN transistors, and most have poor subthreshold swing slopes. We believe that the use of thin gate dielectrics, along with the optimization of the CN formation process and transistor size, can improve the electrical performance of the CN transistors.
Appenzeller et al. 18) reported that the electrical performance of CN transistors depends heavily on the existence of Schottky barriers at the CN/metal contact interface and their response to the applied electric fields. The statistics show no obvious relationship between the subthreshold swing slope of a CN transistor and the space L between the source and drain, as L varies from 1 to 5 mm. However, we show that V g is more likely to affect I DS as L increases from 5 to 20 mm. We think that the defects inside the long CNs are more likely to be formed; thus, the effect of the defects on the electrical performance, which may be changed by the applied electric fields, should also be considered for long CNs.
In summary, the growth yield of CN transistors depends on not only the CN formation process but also the width and L ( µm ) space of the source and drain. High fabrication yields of 90% can be achieved for a chip of CN transistors. The CNs connecting the source and drain are aligned perpendicular to the source and drain. While CNs connecting the source and drain 1 mm apart tend to be metallic, all CNs connecting the source and drain 20 mm apart are semiconducting.
